It enables the new division of information lanes in the a PCIe position